Abstract
Introduction
@Biological nervous systems are energy efficient, compact and can perform a flexible information processing efficiently in which modern digital computers falter. In recent years, remarkable advances in silicon integrated circuit (IC) fabrication technology have led to the realization of a very large-scale and geometrically compact systems. Using such integration technology, Carver Mead and his colleagues have been developing a neuromorphic hardware which emulates the organization and the function of the nervous systems and trying to reveal the functions of the biological systems [1] , [2] . According to the neuromorphic approach using the integration technology, we designed and fabricated an analog IC for an inhibitory neural network which is observed in various regions of the brain.
It is believed that a human brain performs selective activation and inactivation of neurons according to a necessity of information which each neuron carries. Such selective behavior among the neurons is called a competition. Among various competitive neural network models [3] - [5] , a Lotka-Volterra (LV) neural network which has been used for the description of ecological system was proposed and analytically studied [6] , [7] . The LV network was derived from conventional equations of neuronal membrane dynamics with a sigmoid output function and its steady-state solutions were analytically obtained.
In general competitive neural networks, only one neuron can survive at a time, which is called a winnertake-all (WTA) behavior. The WTA selection, however, seems to be rather unreliable in a noisy environment since a neuron which shouldn't become the winner can be accidentally activated by the noise. One of an inevitable problem in analog electron devices is a device mismatch which can be observed among physical parameters of a group of equally designed devices [8] , [9] . Since the device mismatch is naturally taken part in analog circuits as the noise, the analog implementation of the WTA network is generally difficult under such conditions. Among those competitive neural networks, Kwinners network [10] , [11] and the LV network in which a certain number of neurons remain activated in steady states seem to be particularly useful owing to robustness in the selection of inputs. The LV network has the remarkable feature of the competitive behavior in which the selection of winners does not depend on initial values of neuron variables, which implies that surrounding information of the network is well reflected in the internal condition of the network. In order to implement the LV network in ICs, an analog MOS circuit was proposed and studied using Simulation Program with Integrated Circuit Emphasis (SPICE) [12] . In this report, we present performances of fabricated ICs for the LV network including influences of the device mismatches and the noise on the ICs. Furthermore, we confirmed that the incorrect WTA selection caused by the device mismatch can be drastically improved by the large-scale LV network, which explicitly indicates that a correct information processing can be attained by a collective manner under the noisy environment.
Equilibrium properties of the LV network
@The LV equation which represents the competitive behavior among N neurons is given as [7] 
where z i is the activity of the ith neuron, W i represents neuron-dependent afferent inputs, λ is the strength of the lateral inhibition, γ represents an input which is non-specific to each neuron, τ is time constant and ε is a small positive constant, respectively. The LV system possesses three types of steady-state solutions, which are classified as the WTA, winners-share-all (WSA) and variant winner-take-all (VWTA). Switching from one solution to another is controlled by a single parameter λ or a ratio of strength of lateral inhibition to that of self-inhibition. The WTA behavior selects a neuron receiving the largest external input as an only winner. The WSA behavior selects more than one winner in the order of magnitudes of external inputs. The number of winners changes with the ratio in a systematic manner. An important feature of the competitive behavior in these two cases is that the selection of winners does not depend on initial values of neuron variables. On the other hand, in the VWTA behavior which admits an only winner, the actual winner depends on the initial values. The LV network for the VWTA solution will not be discussed here since we consider it to be less useful than the circuit for the WTA and WSA solutions. Fig.1(a) , it is observed that five neurons (z 1 , z 2 , . . ., z 5 ) remain activated in steady states, which represents the WSA solution, while Fig.1(b) shows that the cell receiving the largest input becomes the only winner, that is the WTA solution. 
An implementation method
@Introducing new variables y i = ln z i , the LV system described by (1) can be transformed into:
where γ represents γ + ε exp(−y i ). The circuit implementation of the system described by (2) is much easier than that of (1) because i) the products of the system variables disappear and ii) each processing unit has an exponential response function, which is a fundamental characteristic of many types of semiconductor device. Although the present LV neural network has all-to-all connections, the complexity of the connections can be easily reduced to O(N ) owing to the uniformity in the strength of lateral inhibition. Namely, we rewrite (2) as
Each neuron receives an afferent input γ + W i , a selfinhibitory connection of strength (1 − λ) and an inhibitory connection of strength λ from all neurons. In order to express (3) as a node equation with MOS transistors operating in their subthreshold region [13] , [14] , let us introduce the following variable and physical parameters:
where V i represents a transformed variable possessing the dimension of a voltage, V T = kT /q (k is the Boltzmann's constant, T the temperature and q the charge of an electron), κ measures the effectiveness of the gate potential,
is an externally given voltage, C represents a capacitance, I 0 is a MOS fabrication parameter and β represents a gain constant discussed below, respectively. Then, we can obtain the following equation from (3) and (4):
Since r.h.s. of (5) is expressed as the linear combination of saturation currents of the MOS transistors operating in their subthreshold region, it is expected that a structurally simple circuit with quite low power dissipation can be realized because of the linearity and the subthreshold operation of the MOS transistors.
Since the ith neuron is omitted in the lateral inhibition term of (1), that is λ N j =i z j , the strength of the inhibition is different among all neurons. This implies that complexity of the connection between N neurons is O(N 2 ). On the other hand, in the transformed system described by (5), the lateral inhibition term, that is βI 0 N j=1 exp(κV j /V T ), is identical with all neurons. Thus, the complexity of the connection becomes O(N ). In this way, a large-scale neural network may be implemented on a small chip area owing to the simple circuit structure of the neural circuits and O(N ) complexity of the connections among them. . The E-cell circuits are connected with the H-cell circuit, which is shown in Fig.4 , according to the network structure (Fig.2) .
The transformed system with O(N ) complexity can be represented by introducing N excitatory cells (Ecells) and an inhibitory cell (H-cell), as shown in Fig.2 . The H-cell receives an excitatory signal from each Ecell, while the E-cell receives an afferent input, a selfinhibitory signal and an inhibitory signal from the Hcell. Figures 3 and 4 represent the ith E-cell and H-cell circuits with a small number of the MOS transistors. By assuming that the transistors in the circuits are operating in their saturation region, the node equation at A in Fig.3 is equivalent to (5) . The current of capacitor of the ith E-cell is represented by l.h.s. of (5), while the first, the second and the third terms of r.h.s. of the equation represent the current of M H [12] ,the strength of the feedback is externally modifiable by replacing the current sources I (1) H and I (2) H with the saturated nMOS transistors.
In the original LV equation (1), the activity of the ith neuron (z i ) is restricted in the range of [0, γ + W i ]. Due to the change of the system variable (y i = ln z i ), the range of the transformed system becomes [−∞, ln(γ + W i )], which means that a negative divergence of the system variable may occur when z i approaches to zero. In the proposed circuit, however, such divergence never occurs since I M1 i approaches to 0A as V i → 0V according to the changes of the operation region of M 1 i to the linear region. Although this implies that the proposed circuit is not quantitatively equivalent to the system described by (5), the operation of M 
H-cell

Experimental results
@We fabricated prototype LV ICs in 10 µm nMOS process at Toyohashi University of Technology. Figure 5 shows a chip photograph which contains 13 E-cell circuits and 2 H-cell circuits without pMOS transistors. The pMOS transistors used in the E-cell and H-cell circuits were fabricated in other process.
Figures 6 and 7 represent the measured E-cell and H-cell characteristics. The measured saturation current of the nMOS transistor used in the E-cell circuit and its measured circuit are shown in Fig.6(a) and (b), respectively. The exponential region and the nominal "threshold" voltage are approximately given by 0.8V < V g < 1.8V and 2.0V, respectively. Thus, the exponential characteristic of the subthreshold MOS transistor will be ensured as long as the transistors operate in the region. The input-output characteristic of the H-cell circuit is shown in Figs.7(a) and (b) . It is shown that the output current is widely proportional to the input current. The gain constant β depends on the gate voltages (V x and V w ) of those transistors. H of the H-cell are implemented on the chip as nMOS transistors, the feedback ratio β of (5) which determines the number of the winner is externally modifiable through gate voltages of the transistors. In the present experiment, the ratio was fixed at 1 (that is λ = 0.5). When I Fig.9 . In this experiment, the afferent input currents I M4 1,2,3,4 to each E-cell are given by off-chip pMOS transistors. The result shown in Fig.9 is consistent with the prediction obtained from the theory and the computer simulations.
In the experiment, the LV network was configured to show the WSA behavior (λ = 0.5), however, the WTA solution can also be obtained when I M4 1
I
M4
others since such a large difference of the input currents initially represents the WTA. It is revealed that the critical λ at which switching from one class of solution to another occurs certainly depends on a given distribution of afferent inputs [7] . When the network behaves as WTA (λ = 1), it is expected that V 1 would be replaced with V j suddenly when I
Since an infinite gain of the Hcell is required for obtaining the WTA solution, that is β → ∞, the proposed circuit can't act as a complete WTA network. As we mentioned at section 1, however, selecting one neuron is quite unreliable under the noisy environment. In the following section, we will show that the WSA network can act as a reliable WTA network under such environment on the basis of a collective processing. 5 An expansion to a large-scale network : Is collective operation necessary for a correct information processing?
@In the preceding section, we confirmed that the proposed LV circuit with small N can act as a WSA network as long as the minimum difference of the afferent input currentness is within O(1nA). Our next interest is the behavior of a large-scale WSA network which may be used to overcome the influence of the device mismatch. Since the prototype LV chip includes only 13 E-cells, it is rather difficult to construct the largescale network with them. Therefore, we conducted SPICE simulations of the large-scale networks with the device mismatches which were obtained from our fabricated LV ICs. The mismatch parameters and variations used in the simulation are dimensions of capacitors (±0.1µm), that of MOS transistors (±0.1µm), V T (±0.05V) and κ (±0.021), respectively. In the simulation, high afferent input currents are given to a group of 70 E-cells, which we denote as population A, and the rest (population B) receives low input currents. The strength of the lateral inhibition is set to 0.7 so that the network will show the WSA properties. Figure 10 shows distributions of input currents and equilibrium currents of the LV network. The dashed and solid lines represent an ideal input current given to the ith E-cell and the equilibrium current of M 2 i of the ith E-cell, which corresponds to z i in (1) . Note that an actual input current to the ith E-cell is perturbed by the device mismatches of M 4 i . The E-cells which belong to the population A are activated with high probabilities, while other E-cells belonging to the population B are nearly dead. Remember that the emergence of the population of the winners is certainly owing to the WSA selection mechanism. Since the difference of the average currents between the population A and B is sufficiently large, the LV circuit with the device mismatches can show a nearly perfect WTA behavior when external inputs are given to a population of E-cells rather than a single E-cell. This result indicates that the reliability of the selection in the noisy environment can be considerably improved when the WSA network is employed instead of the conventional WTA network.
Summary
@We have fabricated a MOS integrated circuit representing a Lotka-Volterra competitive neural network and showed its characteristics and influences of the noise including device mismatches. A large-scale SPICE simulation was also conducted in order to show that the WSA network could act as a reliable WTA network in the noisy environment with a collective manner. In the WSA network, a contribution of one E-cell to its population decreases as the scale of the network increases. This implies that such collective processing is necessary for the correct operation in the noisy environment which contains the device mismatches and, moreover, a malfunction of the devices. Indeed, biological neural networks seem to employ a population neural code in various regions, and a similar strategy appears promising for information processing by artificial neural networks.
